



US009519330B2

(12) **United States Patent
Kim**

(10) **Patent No.: US 9,519,330 B2**
(45) **Date of Patent: Dec. 13, 2016**

- (54) **ENERGY-EFFICIENT MULTICORE PROCESSOR ARCHITECTURE FOR PARALLEL PROCESSING** 6,606,713 B1 * 8/2003 Kubo G06F 1/06
713/501
6,836,849 B2 * 12/2004 Brock G06F 1/3203
713/300
7,444,531 B2 * 10/2008 Vorbach G06F 1/3203
713/300
- (71) Applicant: **Wisconsin Alumni Research Foundation**, Madison, WI (US) 2002/0095610 A1 * 7/2002 Nunomura G06F 1/3203
713/322
- (72) Inventor: **Nam-Sung Kim**, Middleton, WI (US) 2003/0237012 A1 * 12/2003 Jahagirdar G06F 1/08
713/500
- (73) Assignee: **Wisconsin Alumni Research Foundation**, Madison, WI (US) 2004/0010679 A1 * 1/2004 Moritz G06F 1/3203
713/1
2004/0017234 A1 * 1/2004 Tam G06F 1/08
327/141
- (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 235 days. 2004/0138833 A1 * 7/2004 Flynn G06F 1/3203
702/58
2004/0187040 A1 * 9/2004 Sasagawa G06F 1/3203
713/300

(Continued)

(21) Appl. No.: **14/060,037**

(22) Filed: **Oct. 22, 2013**

OTHER PUBLICATIONS

(65) **Prior Publication Data**
US 2015/0113304 A1 Apr. 23, 2015

T.Li, Alvin R. Lebeck and Daniel J. Sorin; Spin Detection Hardware for Improved Management of Multithreaded Systems; IEEE Transactions on Parallel and Distributed Systems, vol. 17, No. 6, pp. 1-14, Jun. 2006, US.

(Continued)

(51) **Int. Cl.**
G06F 1/32 (2006.01)

(52) **U.S. Cl.**
CPC **G06F 1/324** (2013.01); **G06F 1/3296** (2013.01); **G06F 1/3228** (2013.01); **G06F 1/3243** (2013.01)

Primary Examiner — Phil Nguyen
Assistant Examiner — Gary Collins
(74) *Attorney, Agent, or Firm* — Boyle Fredrickson, S.C.

(58) **Field of Classification Search**
CPC G06F 1/324; G06F 1/3243; G06F 1/3228
See application file for complete search history.

(57) **ABSTRACT**

A multicore computer architecture provides for clock dividers on each core, the clock dividers capable of providing rapid changes in the clock frequency of the core. The clock dividers are used to reduce the clock frequency of individual cores spinning while waiting for a synchronization instruction resolution such as a lock variable. Core power demands may be decreased before and after change in dock speed to reduce power bus disruption.

(56) **References Cited**
U.S. PATENT DOCUMENTS

- 4,893,271 A * 1/1990 Davis G06F 1/08
365/227
- 6,317,841 B1 * 11/2001 Nagae G06F 1/3228
713/300

19 Claims, 3 Drawing Sheets

